Home · Documentation; ihi; a – AMBA® 3 AHB-Lite Protocol v Specification. AMBA 3 AHB-Lite Protocol Specification v AMBA AHB-Lite addresses the requirements of highperformance synthesizable . Further the design and the verification of AHB-Lite protocol. AMBA®3 AHB Lite Bus AMBA protocol is an open standard (except AMBA-5), on-chip Processor controls all peripherals via an AHB-Lite system bus;.

Author: Akigore Vudoshura
Country: Honduras
Language: English (Spanish)
Genre: Career
Published (Last): 9 March 2005
Pages: 176
PDF File Size: 2.70 Mb
ePub File Size: 1.31 Mb
ISBN: 273-8-25960-586-2
Downloads: 96060
Price: Free* [*Free Regsitration Required]
Uploader: Mikami

Over the next few months we will be adding more developer resources and documentation for all the products and technologies that ARM provides. Sorry, your browser is not supported. We recommend upgrading your browser.

AMBA 3 AHB-Lite Protocol Specification

We have done our best to make all the documentation and resources available on old versions of Internet Explorer, but vector image support and the layout may not be optimal. Technical documentation is available as a PDF Download. JavaScript seems to be disabled in your browser.


You must have JavaScript enabled in your browser to utilize the functionality of this website. The design is based litte OVL. The example systems and a number of components already contain usage examples of the AHB-Lite protocol checker. When using the AHB-Lite protocol checker in your design, you can use the compiler directive of your choice.

Use of conditional compilation is required because the AHB-Lite protocol checker pritocol not a synthesizable component. When an AHB-Lite bus protocol violation is detected, error or warning messages are shown in the console or transcript window of the simulator.

Arm Cortex-M System Design Kit Technical Reference Manual

Where in the system the protocol checker is instantiated. Between interconnect master interface and AHB-Lite slave. This is the default.

Between AHB-Lite master and interconnect slave interface. It does not provide definitive checking of all bus protocol violation scenarios and does not provide all the constraints that formal verification requires. Important Information for the Arm website.


This site uses cookies to store information on your computer. By continuing to use our site, you consent to our protockl. If you are not happy with the use of these cookies, please review our Cookie Policy to learn how they can be disabled. By disabling cookies, some features of the site will not work. Modification rights for supplied components C.

You copied the Doc URL to your clipboard.

The default value is 32 bits. Was this page helpful?

Systemverilog Methodology for Verification of AHB-Lite Protocol – TechRepublic

We appreciate your feedback. Accept and hide this message.

Interconnect master interface capable of early burst termination: